Does anyone here know Verilog that can help me see why my lab won't compile?

[isanchez]

I have a final lab and I have to program a car wash machine in verilog but sadly the course sucked and the class got told to start programming in verilog even though we weren't really tough the syntax and now I have a mess of a code that I can't figure out why it won't run.