AMD Patent Shows Off Potential CPU, With Integrated FPGA!

  • Thread starter Thread starter Jayro
  • Start date Start date
  • Views Views 1,678
  • Replies Replies 3
  • Likes Likes 3

Jayro

MediCat USB Dev
Developer
Joined
Jul 23, 2012
Messages
15,394
Solutions
2
Reaction score
21,098
Trophies
7
Location
WA State
Website
ko-fi.com
XP
22,248
Country
United States
amd-ryzen-release-date.jpg

"AMD has been doing wonders in the CPU industry, with its well-received and high performing Zen 2 and Zen 3 based processors, but now it seems AMD wants to improve performance not just through faster cores, but through the use of FPGAs. Just a few days ago, AMD filed a patent for integrating FPGAs into a CPU, which would allow the processor to run custom instruction sets to extend the its capabilities. As a side note, this patent was made just a few months after AMD's acquisition of Xilinx, a company dedicated to making FPGAs.

FPGAs, or Field Programmable Gate Arrays, are simple yet powerful devices that can run specific instruction sets very quickly. This is different from a standard x86 CPU core that's designed to run a near-infinite variety of instruction sequences, albeit sometimes slowly. If there's a specific task (graphics, physics, encryption, etc.) that's used regularly, it might be beneficial to create a custom instruction on an FPGA that will process the code much more quickly. Plus, FPGAs aren't limited to a single instruction set; they can be re-programmed to run another instruction set if necessary.

This seems to be what AMD is going for, and AMD's implementation would allow the FPGA unit to share registers with the CPU itself. Simply put, this allows the CPU to very quickly offload instructions to the FPGA unit when necessary. We don't know what specific tasks AMD is looking at, but presumably anything currently using dedicated FPGAs could see support. We also don't know where this FPGA (or FPGAs) would be located. If we're talking about a Zen 2 or Zen 3 based design, the FPGA could be installed on its own separate die (chiplet) connected via the infinity fabric. Alternatively, it could be integrated directly onto the CPU chiplet, sharing a die with the cores. This would be the most optimal setup as far as performance goes, but it would require new compute chiplets."


Source: Tom's Hardware
 
Is this really all that different from the CPU level patches that the CPU makers have been doing to patch hardware bugs for years now?

I mean I will be happy enough (give or take security fun) if I don't need to shove a FPGA in my PCI slots any more but radical step is a harder leap for me to make.
 

Site & Scene News

Popular threads in this forum